If a processor uses a 4-way set-associative cache with an LRU replacement policy, which memory block is evicted when a new block maps to a full set where every block has been accessed in the order 3, 1, 2, 0?
Community Answers
Sign in to open profiles and full community answers.
No community answers yet. Be the first to submit one.